Physical Design Engineer
Indiaonsitemid
Posted 2 days ago · via Workday
About this role
Job Details: Job Description: The HIPD SAM team is responsible for delivering end-to-end Physical Design and Analog Layout for Intel's Client, Server and ASIC Hard-IP portfolios, as well as advanced testchips for IP and SoC functional blocks. The team supports implementation from RTL/Netlist through GDSII and executes using established Physical Design methodologies and sign-off practices. Role Summary The Physical Design Engineer (Grade 7) is a hands-on individual contributor responsible for block-level Physical Design execution of Hard-IPs and Testchips. The role requires consistent delivery under defined methodologies, clear ownership of assigned design blocks, and strong execution rigor while building toward broader end-to-end responsibility.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: teams, split
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in India. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
teamssplit
More at 500 Intel Ireland
- View →AI Research Engineer/ScientistUS, California, Santa Clara
- View →TD Media and Collaterals Development EngineerUS, Arizona, Phoenix
- View →Director of Data Governance and OperationsUS, California, Folsom
- View →Advanced Packaging Lithography Development ManagerUS, Oregon, Hillsboro
- View →EHS Environmental EngineerUS, Oregon, Hillsboro
- View →Sr. Principal Engineer, Photonics SolutionsUS, California, Santa Clara
