Junior Verification Engineer
Jerusalemonsitejunior
Posted 2 days ago · via Workday
About this role
Job Details: Job Description: We're looking for talented, self-motivated engineers to join our Design Verification (DV) team in a junior or mid-level position. We work on some of the most technically challenging silicon in the industry, spanning digital and analog design, DSP pipelines, and firmware-hardware co-verification. What We Build Our team develops and verifies high-speed SerDes IP, the physical layer technology that moves data at speeds from 10Gbps to 100Gbps+ across PCIe, Ethernet, and other industry-standard interfaces. Getting this right matters, the world's data moves through what we build.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: python
2
Level fit
This role is junior-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Jerusalem. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
python
More at Altera
- View →FPGA Silicon Validation EngineerPenang 15, Penang, Malaysia
- View →Physical Design Engineer/STARegus, Madhapur
- View →Principal Silicon Design EngineerSan Jose, California, United States
- View →Product Failure Analysis TechnicianSan Jose, California, United States
- View →Product Development EngineerPenang 15, Penang, Malaysia
- View →Field Application EngineerMarlow, Buckinghamshire, United Kingdom