DV - Staff (+) Verification Engineer - AMS modeling
Bay Areaonsitemid
Posted 1w ago · via Lever
About this role
Join the leading chiplet startup! As an Eliyan Verification Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow's chiplet-based systems with best-in-class power, area, manufacturability, and design flexibility. In this role you will lead the verification of Serdes. You will be developing state-of-the-art AMS systemVerilog models (RNM) for best-in-class PHYs. You will own verification of AMS SystemVerilog models. This is a hands-on technical role. You'll work with analog team, look at schematics and write the RNM models. We offer a fun work environment with excellent benefits. We offer a fun work environment with excellent benefits. ONSITE M-F.
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
We compare your skills against the role requirements.
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Bay Area. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
More at Eliyan
- View →PD - Sr Staff - Physical Verification Lead | Signoff & DRCBay Area
- View →PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |Bay Area
- View →DV - Principal Digital Verification EngineerVancouver, BC OR Bay Area, CA
- View →DV - Staff Verification Engineer - SerdesBay Area, Vancouver or Toronto
- View →Digital - SerDes Digital Design LeadBay Area
- View →PD - Principal STA Signoff (Top-Level)Bay Area