Physical Design Engineer | ASIC Physical Design Engineer (PnR/STA)
Bengaluruonsitemid
Posted 5mo ago · via Workable
About this role
This role is about owning the silicon journey from floorplan to signoff. 5– 25 years in physical design and SoC implementation Strong experience in Cadence tools: Innovus, Tempus, Voltus, Quantus Hands-on with floorplanning, PnR, STA, and EM/IR closure Proven ability to meet aggressive PPA targets Experience in clock tree, routing optimization, and extraction Strong understanding of ASIC design flow and signoff Exposure to automation and flow improvements Strong collaboration and execution mindset If PPA targets excite you more than scare you, this one’s for you. Requirements Physical Design Engineer | ASIC Physical Design Engineer (PnR/STA) Benefits .....................................................
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
We compare your skills against the role requirements.
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Bengaluru. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
More at Erbity
- View →DFT Engineer | Noida | 5+Delhi, Delhi, India
- View →Android Framework Engineer (AOSP)Pune, Maharashtra, India
- View →Android HMI EngineerPune, Maharashtra, India
- View →Android Camera C++ EngineerBengaluru, Karnataka, India
- View →Security Android Engineer (AOSP) | BangaloreBengaluru, Karnataka, India
- View →AUTOSAR Vehicle Function EngineerBengaluru, Karnataka, India