Director, Silicon Design Engineering
USonsitedirector$221K – $312K
Posted today · via Workday
About this role
Job Details: Job Description: The Role and Impact As a Physical Design Timing Engineer, you will play a critical role in delivering Intel's next-generation System-on-Chip (SoC) products. In this position, you will focus on ensuring optimal timing, power efficiency, and performance of Intel's cutting-edge designs. Your expertise will directly impact Intel's ability to deliver high-performance, power-optimized, and innovative products that redefine the technology landscape. Collaborating with cross-functional teams, you will drive the development of advanced methodologies and solutions to tackle complex technical challenges and help shape the future of computing. Key Responsibilities - Perform comprehensive timing analysis and optimization to ensure robust, high-performance designs.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: teams, split
2
Level fit
This role is director-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in US. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
teamssplit
More at Intel
- View →ASIC and Custom Silicon Sales Account Manager for PRCPRC, Shanghai
- View →Information Security Network / Proxy EngineerUS, California, Folsom
- View →ASIC and Custom Silicon Sales Account Manager for Asia Pacific & Japan (APJ)Japan, Tokyo
- View →Mixed Signal Design Verification EngineerIndia, Bangalore
- View →Mixed Signal Logic Design EngineerIndia, Bangalore
- View →Equipment Development EngineerJapan, Tokyo