DFT Engineer
Tempeonsitemid
Posted 112mo ago · via Smartrecruiters
About this role
About About Mirafra : Mirafra is software service base organization started in 2004. We are 500+ employees in India and 250+ In US Clear visibility to senior management which helps for constant professional growth Need knowledge of design for test (DFT) structures such as scan chains, scan compression and verification concepts for test coverage (ATPG). Be able to generate ATPG and analyze coverage results and how to extend or optimize them. Need to know how to run gate simulation for to verify scan patterns to demonstrate functionality. Min Qualifications: 5 years experience in DFT in ASICs Qualifications 10 years experience in DFT for large scale ASICs. Experience with Mentor Graphics DFT tools. Additional All your information will be kept confidential according to EEO guidelines.
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
We compare your skills against the role requirements.
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Tempe. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
More at Mirafra Technology
- View →Full Stack DeveloperGreenwich, CT, United States
- View →MAC VerificationSanta Clara, CA, United States
- View →Multimedia EngineerSan Diego, CA, United States
- View →Physical Design EngineerSan Diego, CA, United States
- View →Design Verification EngineerSan Diego, CA, United States
- View →Physical Design EngineerSan Diego, CA, United States