PLL Design Engineer

Irvineonsitemid$150K$250K

via Greenhouse

About this role

About the job Are you a PLL Design Engineer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology to power next generation AI? We are looking for a High-Speed CMOS PLL Analog Design Engineer –who is excited to join a fast-growing Start-Up Company with a key role for expert in clocking circuits for next generation optical transceivers, high-speed SerDes, and ADC/DAC systems Preferred Locations: Irvine, CA and San Jose, CA Alternate Locations: Vancouver, BC and Ottawa, ON Candidate will have the opportunity to architect and design PLLs for next generation transceivers. What You Will Do:…

Read the full description on Celerocommunicationsinc's site →

What we'd score you on

reqspace match rubric

Five dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.

1

Skills match

For this role: matlab

2

Level fit

This role is mid-level. We check your trajectory against it.

3

Domain experience

Your work in the role's domain matters more than your years total. We weight recent and direct experience.

4

Recency

A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.

5

Location fit

This role is based in Irvine. We weight your proximity and willingness to relocate.

Score yourself on this role.
Free · no card · written explanation included
See if I'm a fit →

Skills in this role

Pulled from the job description. These are the keywords we'll weight when scoring your fit.

matlab

More at Celerocommunicationsinc

See all open jobs at Celerocommunicationsinc