Package & SI/PI - Senior/Staff Packaging Engineer - Electro-Thermal
Bay Areaonsitestaff
Posted 8mo ago · via Lever
About this role
Join the leading chiplet interconnect startup! We are seeking an experienced Senior/Staff Packaging Engineer specializing in electro-thermal simulation to join our advanced packaging team. You will develop comprehensive thermal and electrical simulations for next-generation semiconductor packaging solutions, including 2.5D/3D IC integration, chiplet-based systems, and advanced heterogeneous integration technologies. This role is critical in enabling high-performance computing, AI accelerators, and advanced chiplet architectures. We offer a fun work environment with excellent benefits. ONSITE M-F
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
We compare your skills against the role requirements.
2
Level fit
This role is staff-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Bay Area. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
More at Eliyan
- View →Chief Optical EngineerBay Area
- View →DV - Staff (+) Verification Engineer - AMS modelingBay Area, Vancouver or Toronto
- View →PD - Sr Staff - Physical Verification Lead | Signoff & DRCBay Area
- View →PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |Bay Area
- View →DV - Principal Digital Verification EngineerVancouver, BC OR Bay Area, CA
- View →DV - Staff Verification Engineer - SerdesBay Area, Vancouver or Toronto